{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"Recent developments in the Verilog-A circuit analysis kernel, Arpad Buermen, University of Ljubljana\" src=\"https://peertube6.f-si.org/videos/embed/6725ceb4-6bab-48bb-a8fa-e6e8b211a77a\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"Recent developments in the Verilog-A circuit analysis kernel, Arpad Buermen, University of Ljubljana","author_name":"FSiC2025","author_url":"https://peertube6.f-si.org/video-channels/fsic2025","provider_name":"PeerTube","provider_url":"https://peertube6.f-si.org","thumbnail_url":"https://peertube6.f-si.org/lazy-static/previews/a98b7a58-eee3-4377-8b57-ec64bdbad000.jpg","thumbnail_width":850,"thumbnail_height":480}