{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"VACASK: a Verilog-A Circuit Analysis Kernel, Arpad Buermen, University of Ljubljana\" src=\"https://peertube6.f-si.org/videos/embed/b67187dd-4503-46e3-9fa2-d06297119281\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"VACASK: a Verilog-A Circuit Analysis Kernel, Arpad Buermen, University of Ljubljana","author_name":"FSiC2024","author_url":"https://peertube6.f-si.org/video-channels/fsic2024","provider_name":"PeerTube","provider_url":"https://peertube6.f-si.org","thumbnail_url":"https://peertube6.f-si.org/lazy-static/previews/4f9d83fe-a42e-4130-91ff-b2b1e2f5f53d.jpg","thumbnail_width":850,"thumbnail_height":480}